


QFO-AP-FI-MO02	اسم النموذج: Course Syllabus	جامعة فيلادلفيا
رقم الإصدار : 1 ( Revision)	الجهة المصدرة: كلية تكنولوجيا المعلومات	
التاريخ: 2017/11/05	الجهة المدققة: عمادة التطوير والجودة	Philadelphia University
عدد صفحات النموذج:		

Course Title: Computer Architecture	Course code: 750332
Course Level: 3	Course prerequisite (s): 750233+731110
Lecture Time:	Credit hours: 3

#### Academic Staff Specifics

Name	Rank	Office Number and Location	Office Hours	E-mail Address

#### Course module description:

The module emphasizes on the following knowledge areas: Digital components used in the organization and design of digital computer, serial and parallel transfer, Flow of information and timing signals. Designing a micro-programmed control unit, organization and architecture of input-output and memory, interfacing and communication, memory hierarchy, cache memory, Virtual Memory, pipelining data path, pipelining control path, and data hazard.

#### Course module objectives:

The aim of this course is to introduce organization and architecture of the computer components.

#### Course/ module components:

- Basic Computer Organization.
- Control unit and Control memory.
- Micro-instruction.
- Input-Output Organization.
- Memory Organization.
- Cache Memory.
- Virtual Memory
- Pipelining data path and Control path.
- Data Hazard.

#### Text Book:

**Book(s):** Computer System Architecture, M. Morris Mano, Prentice Hall, International edition, 2005. 4<sup>rd</sup> edition.

**Learning outcomes:**

**A. Knowledge and understanding**

- A1. List and explain the various instructions formats and instruction type.**
- A2. Explain the concept of CPU instruction set architecture (ISA).**
- A3. Know the design and implementation of a control unit made of micro-programming.**

**B. Intellectual Skills**

- B1. Know the design and implementation of a control unit made of micro-programming.*
- B2. Know how memory organization can improve the overall computer performance.*
- B3. Know how memory organization can improve the overall computer performance.*

**C. Practical Skills**

- C1. Know the basic structure of a typical RISC and CISC processor.*
- C2. Know the effect of pipelining on the CPU performance in comparing with single cycle instruction CPU.*
- C3. Be able to prepare computer specifications.*

**D. Transferable Skills**

- D1. Understand how memory hierarchy and pipelining affects the performance of a processor.*
- D2. Understand the communication (input/output) issues.*
- D3. Know some computers design.*

**Learning outcomes achievement**

**Development:**

**A1, A2, and A3 are developed through the lectures.**

**B1, C3, and D3 are developed through Tutorials.**

**D1, D2, B3 are developed through Homework.**

**Assessment:** A2, B2, D1 are assessed through Quizzes, written Exams.

**B3, D2, C2, and A3 are assessed through home work exam.**

**Assessment instruments:**

<b><u>Allocation of Marks</u></b>	
<b>Assessment Instruments</b>	<b>Mark</b>
First examination.	<b>20</b>
Second examination.	<b>20</b>
Final examination.	<b>40</b>
Quizzes, Home works.	<b>20</b>
Total	<b>100</b>

*\* Make-up exams will be offered for valid reasons only with consent of the Dean. Make-up exams may be different from regular exams in content and format.*

### **Practical Submissions:**

*The assignments that have work to be assessed will be given to the students in separate documents including the due date and appropriate reading material.*

### **Course/module academic calendar**

<b>Week</b>	<b>Basic and support material to be covered</b>
<b>(1 and 2)</b>	<b>Review of Basic Computer Organization</b> - Register Transfers. - Bus and Memory Transfers. - Computer Instruction. - Memory Organization.
<b>(3,4 and 5)</b>	<b>Micro-programmed Control Unit</b> - Control Memory. - Address Sequencing and Control Branching. - Mapping of instruction. - Design of Control Unit using Micro-programming..
<b>(6, 7 and 8)</b>  <b>First Exam</b>	<b>Input-Output Organization</b> - Peripheral Devices. - Input-output Bus and Interface Modules. - Input-output Bus Versus Memory Bus. - Priority Interrupt: Daisy-Chaining and Parallel interrupt. - Direct Memory Access (DMA). .

<p><b>(9, 10 and 11)</b></p> <p><b>Second Exam</b></p>	<p><b>Memory Organization</b></p> <ul style="list-style-type: none"> <li>- Memory Hierarchy.</li> <li>- Main Memory: RAM and ROM Chips.</li> <li>- Memory Address Map.</li> <li>- Cache Memory.</li> <li>- Virtual Memory.</li> </ul>
<p><b>(12, 13, and 14)</b></p>	<p><b>Pipelining and Vector Processing</b></p> <ul style="list-style-type: none"> <li>- Parallel Processing.</li> <li>- Pipelining.</li> <li>- Instruction Pipeline.</li> <li>- Pipeline data path and Control path.</li> <li>- Data Hazard.</li> </ul>
<p><b>(15)</b></p>	<p><b>RISC and CISC Architecture</b></p> <ul style="list-style-type: none"> <li>- Characteristics of RISC and CISC.</li> </ul>
<p><b>(16)</b></p> <p><b>Final Exam</b></p>	<p><b>Review</b></p>

**Expected workload:**

**On average students need to spend 2 hours of study and preparation for each 50-minute lecture/tutorial.**

**Attendance policy:**

**Absence from lectures and/or tutorials shall not exceed 15%. Students who exceed the 15% limit without a medical or emergency excuse acceptable to and approved by the Dean of the relevant college/faculty shall not be allowed to take the final examination and shall receive a mark of zero for the course. If the excuse is approved by the Dean, the student shall be considered to have withdrawn from the course.**

**Module references:**

**a) Books:**

1. The Architecture of Computer Hardware and System Software, Irv Englander, John Wiley and Sons, 2005, 3<sup>rd</sup> edition.
2. Fundamentals Of Computer Organization And Architecture. Mostafa Abd-El-Barr, Hesham El-Rewini. John Wiley and Sons, 2008, 3<sup>rd</sup> edition.

**b) Journals:**

**Article title** COMPUTER ARCHITECTURE AND ORGANIZATION IN THE MODEL  
COMPUTER ENGINEERING CURRICULUM

**Author** Nelson, V. P. Theys, M. D. Clements, A.

**Journal title** FRONTIERS IN EDUCATION CONFERENCE

**Bibliographic details** 2003, VOL 2, pages F2F-11-F2F-16

**Publisher** STIPES

**Country of publication** USA

**ISBN**

**Websites:**

- 1) <http://williamstallings.com/COA6e.html>
- 2) <http://www.ece.eng.wayne.edu/~gchen/ece4680/lecture-notes/lecture-notes.html>