## Philadelphia University Faculty of Engineering



Student	Name:
Student	Number:

## First Exam, First Semester 2010/2011

<b>Course Title:</b>	Embedded Systems Design	n Date:	24/11/2010
Course No:	0630470	Time Allowed:	1 hour
<b>Instructor:</b>	Prof. Kasim Al-Aubidy	No. of Pages:	3

Question 1: [40%]

Objectives: Basic concepts of Embedded Systems.

- [A]. Answer TWO of the following:
  - 1. With the help of block diagram, list different components of an embedded system?
  - 2. Explain interrupt structure of PIC 16F84 microcontroller?
  - 3. Show TWO main differences between conventional von Neumann structure and Harvard structure?
- **[B].** An embedded system is to be designed to run from battery power. The system must remain powered, but will have short periods of activity, separated by long periods of inactivity.
  - 1. Explain the impact of clock frequency on power consumption?
  - 2. Give a feature of the 16F84 microcontroller that can be used to minimize power consumption?
  - 3. What other techniques of circuit design can be applied to minimize power consumption?

Question 2:	[60%]
-------------	-------


Objectives: Microcontroller Interfacing & Programming.

- [A]. It is required to read inputs from **TWO** switches and display received data on **TWO** LEDs. The microcontroller oscillator clock is **8 MHz**,  $I_o$ = 10 mA,  $I_L$ = 1 $\mu$ A,  $V_{IH}$ =2.4 V and  $V_D$ = 1.8 V.
  - 1. Give the hardware design of the required interface circuit?
  - 2. Calculate the values of each parameter in the circuit?

- **[B].** It is required to generate a delay subroutine in an embedded system based on 16F84 microcontroller with 8MHz oscillator clock.
  - 1. Write 250 usec delay subroutine using minimum number of instructions?
  - 2. Modify your subroutine to generate 10 msec delay? Give a flowchart only?

Student Name:	(	(	
Embedded Systems Design (630470)	First Exam: 24/11/2010	Page:(2-of-3)	ĺ

Mnemo	onic,	Proceedants	Curtar	14-Bit Opcode				Status	
Operands		Description	Cycles	MSb	Sb I		LSb	Affected	Notes
		BYTE-ORIENTED FIL	E REGISTER OPE	RATIC	NS		-	1.11.11.11.11.11.11	
ADDWF	f, d	Add W and f	1	0.0	0111	accc	EEEE	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	0.0	0101	dfff	ffff	Z	1,2
CLRF	1	Clear f	1	0.0	0001	lere	ffff	Z	2
CLRW		Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	0.0	1001	dere	1111	Z	1.2
DECF	f, d	Decrement f	1	0.0	0011	dfff	ffff	Z	1,2
DECFSZ	1, d	Degrement f, Skip if 0	1 (2)	0.0	1031	arrr	EFFE		1,2,3
INCF	f, d	Increment f	1	0.0	1010	dfff	ffff	Z	1.2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	0.0	1111	arre	tttt	2.50	1,2,3
KARWE	1, d	Inclusive OR W with f	1	0.0	0100	dfff	ffff	Z	1,2
MOVE	f, d	Move f	1	0.0	1000	acce	cccc	Z	1,2
MOVWF	1	Move W to f	1	0.0	0000	lett	ffff	7 SSSS 15	50000
NOP		No Operation	1	0.0	0000	Oxxo	0000		
BLF	f, d	Rotate Left f through Carry	1	0.0	1101	dfff	ffff	C	1,2
RRF	f, d	Rotate Right I through Carry	1	0.0	1140	atre	TILL	C	1,2
SUBWF	f, d	Subtract W from f	1	0.0	0000	dfff	EEEE	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	0.0	1110	arre	TILL		1.2
XORWF	f, d	Exclusive OR W with f	1	0.0	0110	dtft	tttt	Z	1,2
		BIT-ORIENTED FILE	REGISTER OPER	RATIO	NS				
BCF	f, b	Bit Clear f	1	01	0.03%	bfff	rrrr		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	tttt		1,2
BTFSC	f, b	Bit Test f, Skip il Clear	1 (2)	0.1	10bb	bfff	TEEF		3
BTFSS	f, b	Bit Test f, Skip il Set	1 (2)	01	11bb	bfff	ffff		3
***************************************		Company of the Compan	ONTROL OPERAT	ONS				priorisonio monum	
ADDLW	k	Add literal and W	1	11	111x	kkkk	KKKK	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k:	Call subroutine	2	1.0	0 kkk	kkkk	kkkk	1000 mm	
CLRWDT	* 1	Clear Watchdog Timer	1	0.0	0000	0110	0100	TO,PD	
GOTO	K	Go to address	2	1.0	1 kkk	kkkk	Rickle	7	
KORLW	K	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move iteral to W	1	11	00xx	kkkk	kkkk	i ii	
RETFIE	80	Return from interrupt	2	0.0	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01 xx	kkkk	kkkk		
RETURN	* 1	Return from Subroutine	2	0.0	0000	0000	1000	200 200	
SLEEP		Go into standby mode	1	0.0	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110×	kkkk	kkkk	C,DC,Z	
XORLW	k:	Exclusive OR iteral with W	1	11	1030	kkkk	klekk	Z	



Good Luck Prof. Kasim Al-Aubidy.
Embedded Systems Design (630470) First Exam: 24/11/2010 Page:(3-of-3)