## Student Name: <br> Student Number: <br> Serial Number:

Final Exam, Second Semester: 2018/2019
Dept. of Computer Engineering

| Course Title: | Logic Circuits | Date: | $02 / 06 / 2019$ |
| :--- | :--- | :--- | :--- |
| Course No: | 630211 | Time Allowed: | 2 hours |
| Lecturer: | Dr. Qadri Hamarsheh | No. Of Pages: | 8 |

## Instructions:

- ALLOWED: pens and drawing tools (no red color).
- NOT ALLOWED: Papers, calculators, literatures and any handouts. Otherwise, it will lead to the non-approval of your examination.
- Shut down Telephones, and other communication devices.

Please note:

- This exam paper contains 6 questions totaling 40 marks
- Write your name and your matriculation number on every page of the solution sheets.
- All solutions together with solution methods (explanatory statement) must be inserted in the labelled position on the solution sheets.
- You can submit your exam after the first hour.

Basic notions: The aims of the questions in this part are to evaluate the required minimal student knowledge and skills. Answers in the pass category represent the minimum understanding of basic concepts: Digital Systems, Binary Number Systems, Boolean Algebra, Basic Logic Gates, Boolean Expression Simplification, Karnaugh Maps, Combinational and Sequential Circuits.

## Question 1 Multiple Choice

(10 marks)
Identify the choice that best completes the statement or answers the question.

1) The binary number $\mathbf{1 1 1 0 1 0 1 1 0 0 0 1 1 1 0 1 0}$ can be written in hexadecimal as $\qquad$ .
a) $\mathrm{DD}_{63 \mathrm{~A}_{16}}$
b) $\quad 1 D 63 A_{16}$
c) $\quad 1 \mathrm{D} 631_{16}$
d) $\quad 1 \mathrm{D} 33 \mathrm{~A}_{16}$
2) Refer to the following figure. If $\mathbf{A}=\mathbf{0}$ and $\mathbf{B}=\mathbf{1}$, what will be the logic states at $\mathbf{X}, \mathbf{Y}$ and $\mathbf{Z}$ ?

a) $X=1, Y=1, Z=0$
b) $\mathbf{X}=1, Y=0, Z=0$
c) $X=0, Y=0, Z=1$
d) $\mathbf{X}=0, Y=1, Z=0$
3) The simplification of the Boolean expression $(\overline{\bar{A} B \bar{C}})+(\overline{\boldsymbol{A} \bar{B} \boldsymbol{C}})$ is
a) 0
b) $\quad 1$
c) $\quad \mathrm{A}$
d) BC
4) The equivalent canonical (standard) form for the following logical expression

$$
\mathbf{F}=\mathbf{A B}+\mathbf{C} \text { is }
$$

a) $\quad \mathrm{F}=\mathrm{ABC}+\overline{\mathrm{A}} \mathbf{B C}+\mathrm{A} \overline{\mathrm{B}} \mathrm{C}+\overline{\mathrm{A}} \overline{\mathrm{B}} \mathrm{C}$
b) $\quad \mathbf{F}=\mathbf{A B C}+\mathbf{A} \overline{\mathbf{B}} \mathbf{C}+\overline{\mathbf{A}} \overline{\mathbf{B}} \mathbf{C}+\mathbf{A B} \overline{\mathbf{C}}$
c) $\quad \mathbf{F}=\mathbf{A B C}+\overline{\mathbf{A}} \mathbf{B C}+\mathbf{A} \overline{\mathbf{B}} \mathbf{C}+\overline{\mathrm{A}} \overline{\mathbf{B}} \mathbf{C}+\mathbf{A B} \overline{\mathbf{C}}$
d) None of the above
5) The function $\mathbf{F}(\mathbf{A}, \mathbf{B}, \mathbf{C})=\sum(\mathbf{1}, \mathbf{2}, \mathbf{3}, \mathbf{5}, \mathbf{7})$ is equivalent to
a) $\bar{C}+\bar{A} B$
b) $C+A B$
c) $\quad \boldsymbol{C}+\overline{\boldsymbol{A}} \boldsymbol{B}$
d) $C+A \bar{B}$
6) Which of the following circuits come under the class of combinational logic circuits?

1. Full adder
2. Full subtracter
3. Half adder
4. J-K flip

## 5. Counter

Select the correct answer from the codes given below:
a) 1 only
b) 3 and 4
c) 4 and 5
d) 1, 2, and 3
7) The Boolean function realized by the logic circuit shown is

a) $\quad F=\operatorname{Lm}(0,1,3,5,9,10.14)$
b) $\quad F=\Sigma m(2,3,5,7,8,12.13)$
c) $\quad F=\Sigma m(1,2,4,5,11,14.15)$
d) $\quad F=\Sigma m(2,3,5,7,8,9.12)$
8) The circuit shown here is most likely a $\qquad$ .

a) Adder
c) Demultiplexer
b) Multiplexer
d) Parity generator
9) If the input combination $\mathbf{A}=\mathbf{0}, \mathbf{B}=\mathbf{l}$ is applied to this circuit, the (steady state) output will be:

a) $\mathbf{X}=\mathbf{0}, \mathbf{Y}=0$
b) $\mathbf{X}=0, Y=1$
c) $\mathbf{X}=1, \mathbf{Y}=0$
d) $X=1, Y=1$
10)The characteristic equation for the T-Flip Flop is:
a) $\quad \boldsymbol{Q}(\boldsymbol{t}+\mathbf{1})=\boldsymbol{T} \cdot \overline{\boldsymbol{Q}}+\overline{\boldsymbol{T}} . \boldsymbol{Q}$
b) $\quad Q(t+1)=\bar{T} \cdot \bar{Q}+T . Q$

Familiar and Unfamiliar Problems Solving: The aim of the questions in this part is to evaluate that the student has some basic knowledge of the key aspects of the lecture material and can attempt to solve familiar and unfamiliar problems of Combinational and Sequential Circuits and Analysis of Sequential Circuits.

## Question 2

(6 marks)
a) List three weighted Binary codes.

## Solution

b) For the following logic circuit, find $\mathbf{D}=\mathbf{f}(\mathbf{A}, \mathbf{B}, \mathbf{C})$, that is, express the output $\mathbf{D}$ in terms of the inputs $\mathbf{A}$, $\mathbf{B}$ and $\mathbf{C}$, simplify the Boolean expression obtained, and draw the circuit.


## Solution

c) Express the function

$$
\mathrm{D}=\mathrm{f}(\mathrm{~A}, \mathrm{~B}, \mathrm{C})=\mathrm{A}+\overline{\mathrm{B}} \mathrm{C}
$$

in a sum of minterms form.

## Solution

a) Construct the full adder using two half adders (use XOR gates) and one OR gate (you must proof your answer with the help of equations). (4 marks)

## Solution

b) Give the Characteristic equations and the Excitation tables for the $\boldsymbol{S R}$ and $\boldsymbol{J} \boldsymbol{K}$ flip-flops. (3 marks)
Solution
a) A combinatorial circuit is defined by the following three Boolean functions:

$$
\begin{aligned}
& \mathbf{F} 1=\overline{(\mathbf{X}+\mathbf{Z})}+\mathbf{X Y Z} \\
& \mathbf{F} 2=\overline{(\mathbf{X}+\mathbf{Z})}+\overline{\mathbf{X} Y Z} \\
& \mathbf{F} 3=\overline{\mathbf{Y}} \mathbf{Z}+\overline{(\mathbf{X}+\mathbf{Z})}
\end{aligned}
$$

Design a circuit with a single decoder and external OR gates.

## Solution

b) Design a 32-to-1 multiplexer using only 8-to-1 multiplexer. Use block diagram for the components.

## Solution

c) Complete the timing diagram, showing the state of the $\mathbf{Q}$ output over time as (SR Latch) the $\mathbf{S e t}$ and Reset switches are actuated. Assume that $\mathbf{Q}$ begins in the low state: (2 marks)


A sequential circuit with two $\mathbf{D}$ Flip-Flops, $\mathbf{A}$ and $\mathbf{B}$; two inputs, $\mathbf{x}$ and $\mathbf{y}$; and one output, $\mathbf{z}$, is specified by the following next-state and output equations:

$$
\begin{aligned}
A(t+1) & =\bar{x} y+x A \\
B(t+1) & =\bar{x} B+x A \\
z & =B
\end{aligned}
$$

a) Draw the circuit.
b) List the state table for the sequential circuit.
(1.5 marks)
c) Draw the corresponding state diagram.

## Solution

Design a clocked sequential circuit that operates according to the following state diagram (use JK Flip-Flops).


## Solution

