Philadelphia University

Faculty of Engineering



Student Name: Student Number: Serial Number:

Final Exam, Second Semester: 2018/2019 **Dept.** of Computer Engineering

	- · F · · · · · · · · · · · · ·		
Course Title:	Logic Circuits	Date:	02/06/2019
Course No:	630211	Time Allowed:	2 hours
Lecturer:	Dr. Qadri Hamarsheh	No. Of Pages:	8

Instructions:

- ALLOWED: pens and drawing tools (no red color).
- NOT ALLOWED: Papers, calculators, literatures and any handouts. Otherwise, it will lead to the non-approval of your examination.
- Shut down Telephones, and other communication devices.

Please note:

- This exam paper contains 6 questions totaling 40 marks
- Write your name and your matriculation number on every page of the solution sheets.
- All solutions together with solution methods (explanatory statement) must be inserted in the labelled position on the solution sheets.
- You can submit your exam after the first hour.

Basic notions: The aims of the questions in this part are to evaluate the required minimal student knowledge and skills. Answers in the pass category represent the minimum understanding of basic concepts: Digital Systems, Binary Number Systems, Boolean Algebra, Basic Logic Gates, Boolean Expression Simplification, Karnaugh Maps, Combinational and Sequential Circuits.

Question 1 **Multiple Choice**


C)

(10 marks)

Identify the choice that best completes the statement or answers the question. 1) The binary number 11101011000111010 can be written in hexadecimal as

ary nun		WIILLOI	
a)	$DD63A_{16}$	b)	1D63A ₁₆
C)	1D631 ₁₆	d)	1D33A ₁₆

2) Refer to the following figure. If $\mathbf{A} = \mathbf{0}$ and $\mathbf{B} = \mathbf{1}$, what will be the logic states at \mathbf{X} , \mathbf{Y} and \mathbf{Z} ?



- 3) The simplification of the Boolean expression $(\overline{A}B\overline{C}) + (A\overline{B}C)$ is
 - 0 1 a) b)
 - A

d) BC

- 4) The equivalent canonical (standard) form for the following logical expression
 - $\mathbf{F} = \mathbf{A}\mathbf{B} + \mathbf{C}$ is $\mathbf{F} = \mathbf{ABC} + \overline{\mathbf{ABC}} + \mathbf{A}\overline{\mathbf{BC}} + \overline{\mathbf{ABC}}$ a) $\mathbf{F} = \mathbf{A}\mathbf{B}\mathbf{C} + \mathbf{A}\overline{\mathbf{B}}\mathbf{C} + \overline{\mathbf{A}}\overline{\mathbf{B}}\mathbf{C} + \mathbf{A}\mathbf{B}\overline{\mathbf{C}}$ b) $\mathbf{F} = \mathbf{ABC} + \overline{\mathbf{ABC}} + \mathbf{A}\overline{\mathbf{BC}} + \overline{\mathbf{ABC}} + \mathbf{A}\overline{\mathbf{BC}}$ C)
 - None of the above d)

5) The function $F(A, B, C) = \sum (1, 2, 3, 5, 7)$ is equivalent to a) $\overline{C} + \overline{AB}$ b) C + ABc) $C + \overline{AB}$ d) $C + A\overline{B}$

6) Which of the following circuits come under the class of combinational logic circuits?

5. Counter


- 1.Full adder2.Full subtracter
- **3.** Half adder

4. J-K flip


Select the correct answer from the codes given below:

a)	l only	b)	3 and 4
C)	4 and 5	d)	1, 2, and 3


7) The Boolean function realized by the logic circuit shown is



8) The circuit shown here is most likely a _____




9) If the input combination **A=0**, **B=1** is applied to this circuit, the (steady state) output will be:



Familiar and Unfamiliar Problems Solving: The aim of the questions in this part is to evaluate that the student has some basic knowledge of the key aspects of the lecture material and can attempt to solve familiar and unfamiliar problems of Combinational and Sequential Circuits and Analysis of Sequential Circuits. (6 marks)

Question 2



 Question 3
 (7 marks)

 a) Construct the full adder using two half adders (use XOR gates) and one OR gate (you must proof your answer with the help of equations).
 (4 marks)

 Solution
 (4 marks)

b) Give the **Characteristic equations** and the **Excitation tables** for the *SR* and *JK* flip-flops. (3 marks)

Solution	

Question 4

a) A combinatorial circuit is defined by the following three Boolean functions:

(7 marks) (3 marks)


$$F1 = \overline{(X + Z)} + XYZ$$

$$F2 = \overline{(X + Z)} + \overline{X}YZ$$

$$F3 = X\overline{Y}Z + \overline{(X + Z)}$$

soder and external OR gates

Design a circuit with a single **decoder** and external **OR** gates.



(2 marks)

Solution

c) Complete the timing diagram, showing the state of the Q output over time as (SR Latch) the Set and Reset switches are actuated. Assume that Q begins in the low state: (2 marks)

Set	Actuated Released	
Reset	Actuated Released	
Q	High Low	
		Time —►

Question 5

(5 marks)

A sequential circuit with two **D** Flip-Flops, **A** and **B**; two inputs, \mathbf{x} and \mathbf{y} ; and one output, \mathbf{z} , is specified by the following **next-state** and **output equations**:

$$A(t+1) = \overline{x}y + xA$$
$$B(t+1) = \overline{x}B + xA$$
$$z = B$$

a) Draw the circuit.

- **b)** List the **state table** for the sequential circuit.
- c) Draw the corresponding state diagram.

(1.5 marks) (2 marks) (1.5 marks)

Solution

<u>Question 6</u> (5 Design a **clocked sequential** circuit that operates according to the following **state diagram** (use **JK Flip-Flops**).

