

"Design of Counters"

A sequential circuit that goes through a prescribed sequence of states upon the application of input pulses is called a counter.

The input pulses, called count pulses, may be clock pulses.

In a counter, the sequence of states may follow a binary count or any other sequence of states.

A counter that follows the binary sequence is called a binary counter.

An n -bit binary counter consists of n flip-flops and can count in binary from 0 to $2^n - 1$.


Binary Counters' Design

Example 1: Design a synchronous counter which counts as the following 0, 1, 2, 3, 4, 5, 6, 7 using JK flip-flops.

Design steps:

1. Construct the state diagram; which shows the sequence of states which the counter advances when it is clocked.

* The circuit has no inputs other than the clock pulse and no outputs other than the outputs of each flip-flop.



2. Obtain the next-state table from the state diagram.

Present State			Next State		
Q_2	Q_1	Q_0	Q_2	Q_1	Q_0
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0


"State table"

Since there are eight states, the number of flip-flops required would be three.


3. Implement the counter design using JK flip-flops ⁽²⁾
 - develop the excitation table from the state table:

Output state			Transition			Flip-flop Inputs											
Present state			Next state			J ₂		K ₂		J ₁		K ₁		J ₀		K ₀	
Q ₂	Q ₁	Q ₀	Q ₂	Q ₁	Q ₀	J ₂	K ₂	J ₁	K ₁	J ₀	K ₀	J ₀	K ₀	J ₀	K ₀		
0	0	0	0	0	1	0	X	0	X	1	X	1	X	1	X		
0	0	1	0	1	0	0	X	1	X	X	1	X	1	X	1		
0	1	0	0	1	1	0	X	X	0	1	X	1	X	1	X		
0	1	1	1	0	0	1	X	X	1	X	1	X	1	X	1		
1	0	0	1	0	1	X	0	0	X	1	X	1	X	1	X		
1	0	1	1	1	0	X	0	1	X	X	1	X	1	X	1		
1	1	0	1	1	1	X	0	X	0	1	X	1	X	1	X		
1	1	1	0	0	0	X	1	X	1	X	1	X	1	X	1		

4. Transfer the JK states of the flip-flop inputs from the excitation table to Karnaugh maps.



5. Implement the sequential circuit (flip-flops + combinational circuit).



Logic diagram of a 3-bit binary counter

Example 2: Design a synchronous counter which counts as the following 0, 1, 2, 3, 4, 5, 6 using T flip-flops.




Design steps:

steps 1 and 2: the same as in the previous example


3. excitation table:

Output state Transition						Flip-flop Inputs		
Present state			Next state					
Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	T_2	T_1	T_0
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1

4. Karnaugh maps:



$$T_0 = 1; \quad T_1 = Q_0, \quad T_2 = Q_1 \cdot Q_2$$




Example 3: Design a synchronous counter which counts as the following 0, 1, 2, 3, 4, 5, 6, 7 using D flip-flops:

Design steps:
 Steps 1 and 2: the same as in the previous example.

3- excitation table:



Present state			Next state		
Q ₂	Q ₁	Q ₀	Q ₂	Q ₁	Q ₀
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	0	0	0
1	1	1	0	0	1

* Note:
 $Q(t+1) = D$




$$Q_2^{(t+1)} = Q_2 \cdot \bar{Q}_0 + \bar{Q}_2 \bar{Q}_1 + \bar{Q}_2 Q_1 Q_0$$

Karnaugh map:



$$Q_1^{(t+1)} = \bar{Q}_1 Q_0 + Q_1 \bar{Q}_0 = Q_1 \oplus Q_0$$



$$Q_0^{(t+1)} = \bar{Q}_0$$

Example 4:


5

Design a synchronous counter which counts as the following: 7, 6, 5, 4, 3, 2, 1, 0 using JK flip-flops

Solution:


This kind of counters is called **count-down counter**, in the previous examples, it is called **count-up counter**.

1) State diagram:




2) State table & excitation


Present state			Next state			Input equations					
A	B	C	A	B	C	J _A	K _A	J _B	K _B	J _C	K _C
1	1	1	1	1	0	X	0	X	0	X	1
1	1	0	1	0	1	X	0	X	1	1	X
1	0	1	1	0	0	X	0	0	X	X	1
1	0	0	0	1	1	X	1	1	X	1	X
0	1	1	0	1	0	0	X	X	0	X	1
0	1	0	0	0	1	0	X	X	1	1	X
0	0	1	0	0	0	0	X	0	X	X	1
0	0	0	1	1	1	1	X	1	X	1	X




$J_A = \bar{B}\bar{C}$



$J_B = C$



$K_B = \bar{B}\bar{C}$



$K_C = 1$

$J_C = 1, K_C = 1$

