



*Philadelphia University*  
*Faculty of Engineering*

## **Marking Scheme**

Exam Paper

BSc CE

### **Logic Circuits (630211)**

Final Exam

First semester

Date: 03/02/2019

Section 1

Weighting 40% of the module total

Lecturer:

Dr. Qadri Hamarsheh

Coordinator:


Dr. Qadri Hamarsheh

Internal Examiner:

Dr. Naser Halasa



9) The figure shown below is -----



- a) A T flip flop
- b) An S-R latch
- c) A JK flip flop
- d) A D flip flop

10) A ripple counter is a(n) ----- device

- a) asynchronous
- b) Combinational
- c) synchronous
- d) None of them

**Question 2** This question is attributed with 6 marks if answered properly; the answers are the following:

a) Prove the identity of the following Boolean equation, using algebraic manipulation: (2 marks)


$$\overline{A}B + \overline{B}C + AB + \overline{B}C = 1$$

**Solution**

$$\begin{aligned} \overline{A}B + \overline{B}C + AB + \overline{B}C &= 1 \\ &= (\overline{A}B + AB) + (\overline{B}C + \overline{B}C) \\ &= B(A + \overline{A}) + \overline{B}(C + \overline{C}) \\ &= B + \overline{B} \\ &= 1 \end{aligned}$$

b) Draw 4-bit asynchronous binary counter using JK flip flops and its timing diagram. (4 marks)

**Solution**



**Question 3** This question is attributed with **4 marks** if answered properly; the answers are the following:  
Implement **full adder** circuit using **4:1 multiplexers**.

**Solution**

x	y	Cin	S	Cout	S	Cout
0	0	0	$I_0=z$	$I_0=0$	0	0
0	0	1			1	0
0	1	0	$I_1=z'$	$I_1=z$	1	0
0	1	1			0	1
1	0	0	$I_2=z'$	$I_2=z$	1	0
1	0	1			0	1
1	1	0	$I_3=z$	$I_3=1$	0	1
1	1	1			1	1

**Question 4** This question is attributed with **7 marks** if answered properly; the answers are the following:

a) Derive the Boolean equations for D and  $B_{out}$ . (3 marks)

**Solution**

		PQ			
		00	01	11	10
$B_{in}$	0	0	1	0	1
	1	1	0	1	0

		PQ			
		00	01	11	10
$B_{in}$	0	0	1	0	0
	1	1	1	1	0

$D = \overline{P}\overline{Q}B_{in} + P\overline{Q}B_{in} + \overline{P}QB_{in} + PQB_{in}$ 
 $B_{out} = \overline{P}Q + B_{in}Q + B_{in}\overline{P}$

b) Implement D and  $B_{out}$  logic circuits. (2 marks)

**Solution**

c) Design the 1-bit full subtractor using 3x8 decoder. (2 marks)

**Solution**

**Question 5** This question is attributed with **6 marks** if answered properly; the answers are the following:

### Solution

The flip flop input equations are

$$\begin{aligned} D_1 &= xq_1 + xq_2 \\ D_2 &= xq_1'q_2' \\ z &= xq_1 \end{aligned}$$

The output equations are


D flip flops  $q^* = D$ . Thus

$$\begin{aligned} q_1^* &= xq_1 + xq_2 \\ q_2^* &= xq_1'q_2' \end{aligned}$$

State table

q	$q^*$		z	
	x = 0	x = 1	x = 0	x = 1
0 0	0 0	0 1	0	0
0 1	0 0	1 0	0	0
1 0	0 0	1 0	0	1
1 1	0 0	1 0	0	1

State diagram



**Question 6** This question is attributed with **7 marks** if answered properly; the answers are the following:

The **next state** table for this state diagram

(1.5 marks)

Input <b>X</b>	Current State		Next State		Output <b>Y</b>
	Q1	Q0	Q1	Q0	
0	0	0	1	1	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	0	0	1
1	1	0	1	1	0
1	1	1	0	1	0

The **excitation equations** if **J-K flip flops** are used to implement this state diagram (use the Karnaugh map in your solution).

J-K flip flop transition table:


(2 marks)

Q <sub>current</sub>	Q <sub>next</sub>	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

Input <b>X</b>	Current State		Next State		Output <b>Y</b>	flip flop inputs (excitation)			
	Q1	Q0	Q1	Q0		J1	K1	J0	K0
0	0	0	1	1	0	1	x	1	x
0	0	1	0	0	1	0	x	x	1
0	1	0	0	1	0	x	1	1	x
0	1	1	1	0	0	x	0	x	1
1	0	0	1	0	0	1	x	0	x
1	0	1	0	0	1	0	x	x	1
1	1	0	1	1	0	x	0	1	x
1	1	1	0	1	0	x	1	x	0

Karnaugh map

(2 marks)



The logic circuit using **J-K flip flops**

(1.5 marks)

