

Philadelphia University Faculty of Engineering

Marking Scheme

Quiz Paper BSc CE

Microprocessors (0630313)

First Quiz Second semester Date: 12/03/2019

Section 1

Weighting 5% of the module total

Lecturer: Dr. Qadri Hamarsheh

Coordinator: Dr. Qadri Hamarsheh

Internal Examiner: Dr. Naser Halasa

Marking Scheme

Microprocessors (0630313)

Marking Assignments

Question 1 This question is attributed with 5 marks if answered properly; the answers are as following:

 1) A 20-bit address bus allows access to a mem a) 1 MB c) 2 MB 	nory o b) d)	of capacity 32MB 64 MB
2) Pipelining improves CPU performance due toa) reduced memory access timec) increased clock speed	b) d)	the introduction of parallellism additional functional units
3) In the Intel architecture, there are actually several buses connecting the CPU to the rest of the computer.		
Which of the following is not such a bus? a) The control bus c) The data bus 	b) d)	The logic bus The address bus
 4) Which flags are NOT used for mathematical operatoral and an another control contro	d Tra and and and	ap flag Sign flag Trap flag Trap flag